-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
Showing
10 changed files
with
1,269 additions
and
0 deletions.
There are no files selected for viewing
Large diffs are not rendered by default.
Oops, something went wrong.
Large diffs are not rendered by default.
Oops, something went wrong.
Large diffs are not rendered by default.
Oops, something went wrong.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,246 @@ | ||
goos: linux | ||
goarch: amd64 | ||
pkg: tsibe | ||
cpu: AMD Ryzen 7 5800X 8-Core Processor | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1276889 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1296104 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1293898 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1287349 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1300573 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1277384 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1302352 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1295428 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1289401 ns/op | ||
BenchmarkTSIBE_Dec/:par=1-16 5000 1304101 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 646092 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 661134 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 656993 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 643218 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 661799 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 655475 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 641641 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 646900 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 658142 ns/op | ||
BenchmarkTSIBE_Dec/:par=2-16 5000 672975 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 452223 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 458503 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 450906 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 439526 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 450363 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 445532 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 453610 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 459613 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 458706 ns/op | ||
BenchmarkTSIBE_Dec/:par=3-16 5000 455148 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 357618 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 356308 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 366059 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 342666 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 345825 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 343542 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 347463 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 340869 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 352210 ns/op | ||
BenchmarkTSIBE_Dec/:par=4-16 5000 353615 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 285852 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 296909 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 298067 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 289137 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 292956 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 296537 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 288486 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 303062 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 308439 ns/op | ||
BenchmarkTSIBE_Dec/:par=5-16 5000 310303 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 253002 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 254787 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 254379 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 261283 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 250936 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 245291 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 245482 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 254412 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 247222 ns/op | ||
BenchmarkTSIBE_Dec/:par=6-16 5000 257360 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 229474 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 223194 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 224757 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 231949 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 221059 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 228798 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 238699 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 228702 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 223919 ns/op | ||
BenchmarkTSIBE_Dec/:par=7-16 5000 220095 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 214899 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 209209 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 207388 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 204825 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 207379 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 215347 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 211799 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 214083 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 209292 ns/op | ||
BenchmarkTSIBE_Dec/:par=8-16 5000 209872 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 193516 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 192692 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 198305 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 195930 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 196356 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 191821 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 191218 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 197577 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 199751 ns/op | ||
BenchmarkTSIBE_Dec/:par=9-16 5000 202657 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 180561 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 188060 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 184334 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 181104 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 183817 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 184088 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 190129 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 183692 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 187539 ns/op | ||
BenchmarkTSIBE_Dec/:par=10-16 5000 192620 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 173900 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 177150 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 173823 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 173841 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 176348 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 180317 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 179211 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 174615 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 178378 ns/op | ||
BenchmarkTSIBE_Dec/:par=11-16 5000 174681 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 163264 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 167203 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 166592 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 171895 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 165672 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 171895 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 166711 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 174742 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 167615 ns/op | ||
BenchmarkTSIBE_Dec/:par=12-16 5000 166815 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 161821 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 165179 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 159131 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 155697 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 158747 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 161710 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 163976 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 161711 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 158739 ns/op | ||
BenchmarkTSIBE_Dec/:par=13-16 5000 157648 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 155653 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 156063 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 153798 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 156206 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 156794 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 153606 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 158077 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 155821 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 153646 ns/op | ||
BenchmarkTSIBE_Dec/:par=14-16 5000 155033 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 148994 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 149124 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 149475 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 151051 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 148891 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 151849 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 152196 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 150132 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 150002 ns/op | ||
BenchmarkTSIBE_Dec/:par=15-16 5000 149566 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146159 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146088 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146424 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 150721 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146274 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146137 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 145838 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146226 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 146598 ns/op | ||
BenchmarkTSIBE_Dec/:par=16-16 5000 145785 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 148053 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 147983 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 155143 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 148898 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 149685 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 150197 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 149675 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 148676 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 149665 ns/op | ||
BenchmarkTSIBE_Dec/:par=17-16 5000 146873 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 152815 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 158787 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 152758 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 151493 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 154295 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 147212 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 152527 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 147577 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 147197 ns/op | ||
BenchmarkTSIBE_Dec/:par=18-16 5000 145963 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 150634 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 148563 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 152465 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 150964 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 149761 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 152739 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 151132 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 148975 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 150720 ns/op | ||
BenchmarkTSIBE_Dec/:par=19-16 5000 153514 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 149111 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 146535 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 153610 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 150678 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 150835 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 150698 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 148455 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 155194 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 153207 ns/op | ||
BenchmarkTSIBE_Dec/:par=20-16 5000 149831 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 159179 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 147855 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 151164 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 151523 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 149389 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 153678 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 150545 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 152058 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 152772 ns/op | ||
BenchmarkTSIBE_Dec/:par=21-16 5000 153822 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 150233 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 149430 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 152774 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 152753 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 152128 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 149387 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 151397 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 150172 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 153851 ns/op | ||
BenchmarkTSIBE_Dec/:par=22-16 5000 151836 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 148118 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 148922 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 149583 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 148748 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 147427 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 148800 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 156305 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 150498 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 150595 ns/op | ||
BenchmarkTSIBE_Dec/:par=23-16 5000 150627 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 148559 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 152383 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 149946 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 151464 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 151712 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 150840 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 151531 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 151973 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 150978 ns/op | ||
BenchmarkTSIBE_Dec/:par=24-16 5000 152904 ns/op | ||
PASS | ||
ok tsibe 318.261s |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,34 @@ | ||
goos: linux | ||
goarch: amd64 | ||
pkg: tsibe | ||
cpu: AMD Ryzen 7 5800X 8-Core Processor | ||
│ 10000msg.txt │ | ||
│ sec/op │ | ||
TSIBE_Enc/:n=6:t=2:latency=1ms-16 574.9µ ± 1% | ||
TSIBE_Enc/:n=6:t=3:latency=1ms-16 846.1µ ± 1% | ||
TSIBE_Enc/:n=6:t=4:latency=1ms-16 1.133m ± 0% | ||
TSIBE_Enc/:n=6:t=2:latency=10ms-16 578.3µ ± 1% | ||
TSIBE_Enc/:n=6:t=3:latency=10ms-16 853.2µ ± 1% | ||
TSIBE_Enc/:n=6:t=4:latency=10ms-16 1.138m ± 0% | ||
TSIBE_Enc/:n=6:t=2:latency=100ms-16 596.7µ ± 1% | ||
TSIBE_Enc/:n=6:t=3:latency=100ms-16 868.7µ ± 1% | ||
TSIBE_Enc/:n=6:t=4:latency=100ms-16 1.156m ± 1% | ||
TSIBE_Enc/:n=12:t=4:latency=1ms-16 1.191m ± 0% | ||
TSIBE_Enc/:n=12:t=6:latency=1ms-16 1.782m ± 0% | ||
TSIBE_Enc/:n=12:t=8:latency=1ms-16 2.364m ± 0% | ||
TSIBE_Enc/:n=12:t=4:latency=10ms-16 1.196m ± 0% | ||
TSIBE_Enc/:n=12:t=6:latency=10ms-16 1.788m ± 0% | ||
TSIBE_Enc/:n=12:t=8:latency=10ms-16 2.368m ± 0% | ||
TSIBE_Enc/:n=12:t=4:latency=100ms-16 1.211m ± 1% | ||
TSIBE_Enc/:n=12:t=6:latency=100ms-16 1.814m ± 0% | ||
TSIBE_Enc/:n=12:t=8:latency=100ms-16 2.392m ± 0% | ||
TSIBE_Enc/:n=18:t=6:latency=1ms-16 1.815m ± 0% | ||
TSIBE_Enc/:n=18:t=9:latency=1ms-16 2.718m ± 0% | ||
TSIBE_Enc/:n=18:t=12:latency=1ms-16 3.612m ± 0% | ||
TSIBE_Enc/:n=18:t=6:latency=10ms-16 1.818m ± 0% | ||
TSIBE_Enc/:n=18:t=9:latency=10ms-16 2.726m ± 0% | ||
TSIBE_Enc/:n=18:t=12:latency=10ms-16 3.615m ± 0% | ||
TSIBE_Enc/:n=18:t=6:latency=100ms-16 1.840m ± 0% | ||
TSIBE_Enc/:n=18:t=9:latency=100ms-16 2.750m ± 0% | ||
TSIBE_Enc/:n=18:t=12:latency=100ms-16 3.638m ± 0% | ||
geomean 1.553m |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,34 @@ | ||
goos: linux | ||
goarch: amd64 | ||
pkg: tsibe | ||
cpu: AMD Ryzen 7 5800X 8-Core Processor | ||
│ 1000msg.txt │ | ||
│ sec/op │ | ||
TSIBE_Enc/:n=6:t=2:latency=1ms-16 592.3µ ± 0% | ||
TSIBE_Enc/:n=6:t=3:latency=1ms-16 861.1µ ± 1% | ||
TSIBE_Enc/:n=6:t=4:latency=1ms-16 1.151m ± 0% | ||
TSIBE_Enc/:n=6:t=2:latency=10ms-16 600.4µ ± 1% | ||
TSIBE_Enc/:n=6:t=3:latency=10ms-16 872.4µ ± 0% | ||
TSIBE_Enc/:n=6:t=4:latency=10ms-16 1.161m ± 1% | ||
TSIBE_Enc/:n=6:t=2:latency=100ms-16 760.3µ ± 1% | ||
TSIBE_Enc/:n=6:t=3:latency=100ms-16 1.027m ± 1% | ||
TSIBE_Enc/:n=6:t=4:latency=100ms-16 1.311m ± 1% | ||
TSIBE_Enc/:n=12:t=4:latency=1ms-16 1.205m ± 0% | ||
TSIBE_Enc/:n=12:t=6:latency=1ms-16 1.797m ± 0% | ||
TSIBE_Enc/:n=12:t=8:latency=1ms-16 2.380m ± 0% | ||
TSIBE_Enc/:n=12:t=4:latency=10ms-16 1.217m ± 0% | ||
TSIBE_Enc/:n=12:t=6:latency=10ms-16 1.820m ± 1% | ||
TSIBE_Enc/:n=12:t=8:latency=10ms-16 2.396m ± 0% | ||
TSIBE_Enc/:n=12:t=4:latency=100ms-16 1.355m ± 1% | ||
TSIBE_Enc/:n=12:t=6:latency=100ms-16 1.970m ± 1% | ||
TSIBE_Enc/:n=12:t=8:latency=100ms-16 2.523m ± 3% | ||
TSIBE_Enc/:n=18:t=6:latency=1ms-16 1.825m ± 0% | ||
TSIBE_Enc/:n=18:t=9:latency=1ms-16 2.736m ± 0% | ||
TSIBE_Enc/:n=18:t=12:latency=1ms-16 3.639m ± 1% | ||
TSIBE_Enc/:n=18:t=6:latency=10ms-16 1.848m ± 0% | ||
TSIBE_Enc/:n=18:t=9:latency=10ms-16 2.760m ± 0% | ||
TSIBE_Enc/:n=18:t=12:latency=10ms-16 3.654m ± 0% | ||
TSIBE_Enc/:n=18:t=6:latency=100ms-16 1.963m ± 1% | ||
TSIBE_Enc/:n=18:t=9:latency=100ms-16 2.900m ± 1% | ||
TSIBE_Enc/:n=18:t=12:latency=100ms-16 3.778m ± 1% | ||
geomean 1.625m |
Oops, something went wrong.