- Getting familiar with SystemVerilog and UVM Testbenches
- Device Under Test (DUT) is a single-clock Register-based FIFO
- The circular buffer has a maximum capacity of 16, with an active LOW Reset
- Has Enable signals for READ and WRITE operations, and flags to determine EMPTY and FULL status
- Made reusable testbench components like sequences, drivers, monitors, agents