Skip to content

Commit

Permalink
build(deps): bump third_party/yosys from 8e1e2b9 to 0f762f7
Browse files Browse the repository at this point in the history
Bumps [third_party/yosys](https://github.com/YosysHQ/yosys) from `8e1e2b9` to `0f762f7`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](YosysHQ/yosys@8e1e2b9...0f762f7)

---
updated-dependencies:
- dependency-name: third_party/yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <[email protected]>
  • Loading branch information
dependabot[bot] authored Oct 12, 2024
1 parent f2d2157 commit d8eed88
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion third_party/yosys
Submodule yosys updated 74 files
+4 −0 .editorconfig
+2 −1 .github/actions/setup-build-env/action.yml
+29 −3 .github/workflows/prepare-docs.yml
+10 −0 .github/workflows/test-build.yml
+136 −0 .github/workflows/wheels.yml
+44 −0 .github/workflows/wheels/_run_cibw_linux.py
+23 −0 .github/workflows/wheels/cibw_before_all.sh
+34 −0 .github/workflows/wheels/cibw_before_build.sh
+7 −1 .gitignore
+3 −0 .gitmodules
+1 −0 Brewfile
+24 −1 CHANGELOG
+14 −7 Makefile
+1 −1 abc
+1 −0 backends/aiger2/Makefile.inc
+1,471 −0 backends/aiger2/aiger.cc
+1 −1 backends/cxxrtl/runtime/cxxrtl/cxxrtl.h
+7 −3 backends/cxxrtl/runtime/cxxrtl/cxxrtl_vcd.h
+2 −0 backends/functional/cxx.cc
+2 −0 backends/functional/test_generic.cc
+19 −8 backends/smt2/smtbmc.py
+1 −1 docs/Makefile
+1 −1 docs/source/_images/Makefile
+3 −0 docs/source/code_examples/.gitignore
+3 −2 docs/source/code_examples/extensions/Makefile
+4 −1 docs/source/code_examples/fifo/Makefile
+0 −425 docs/source/code_examples/fifo/fifo.out
+0 −57 docs/source/code_examples/fifo/fifo.stat
+3 −1 docs/source/code_examples/intro/Makefile
+3 −1 docs/source/code_examples/macc/Makefile
+4 −4 docs/source/code_examples/opt/Makefile
+3 −2 docs/source/code_examples/scrambler/Makefile
+5 −3 docs/source/code_examples/selections/Makefile
+0 −38 docs/source/code_examples/selections/sumprod.out
+4 −2 docs/source/code_examples/show/Makefile
+0 −54 docs/source/code_examples/show/example.out
+3 −2 docs/source/code_examples/stubnets/Makefile
+3 −2 docs/source/code_examples/synth_flow/Makefile
+3 −2 docs/source/code_examples/techmap/Makefile
+1 −1 docs/source/conf.py
+1 −0 docs/source/yosys_internals/extending_yosys/index.rst
+2 −0 frontends/aiger2/Makefile.inc
+473 −0 frontends/aiger2/xaiger.cc
+15 −1 frontends/ast/ast.cc
+59 −1 frontends/ast/simplify.cc
+46 −0 frontends/liberty/liberty.cc
+6 −0 frontends/verilog/verilog_parser.y
+1 −2 kernel/celltypes.h
+249 −313 kernel/driver.cc
+1 −0 kernel/hashlib.h
+13 −0 kernel/log.cc
+31 −8 kernel/yosys.cc
+1 −0 libs/cxxopts
+14 −0 misc/__init__.py
+2 −0 passes/cmds/example_dt.cc
+2 −0 passes/techmap/Makefile.inc
+2 −1 passes/techmap/abc9.cc
+49 −6 passes/techmap/abc9_exe.cc
+153 −0 passes/techmap/abc_new.cc
+9 −9 passes/techmap/bufnorm.cc
+1 −1 passes/techmap/cellmatch.cc
+121 −0 setup.py
+2 −1 techlibs/common/techmap.v
+2 −1 techlibs/quicklogic/synth_quicklogic.cc
+20 −0 tests/arch/ecp5/add_sub.py
+14 −0 tests/arch/quicklogic/qlf_k6n10f/div.ys
+8 −0 tests/cxxrtl/test_value.cc
+0 −1 tests/liberty/.gitignore
+6 −4 tests/liberty/run-test.sh
+3 −0 tests/liberty/unit_delay.ys
+7 −7 tests/techmap/aigmap.ys
+224 −0 tests/various/aiger2.ys
+9 −0 tests/various/logger_cmd_error.sh
+493 −0 tests/verilog/size_cast.sv

0 comments on commit d8eed88

Please sign in to comment.