Skip to content

Commit

Permalink
build(deps): bump third_party/yosys from 7d30f71 to 031ad38 (#2274)
Browse files Browse the repository at this point in the history 
Bumps [third_party/yosys](https://github.com/YosysHQ/yosys) from `7d30f71` to `031ad38`.
- [Release notes](https://github.com/YosysHQ/yosys/releases)
- [Commits](YosysHQ/yosys@7d30f71...031ad38)

---
updated-dependencies:
- dependency-name: third_party/yosys
  dependency-type: direct:production
...

Signed-off-by: dependabot[bot] <[email protected]>
Co-authored-by: dependabot[bot] <49699333+dependabot[bot]@users.noreply.github.com>
  • Loading branch information
@dependabot
dependabot[bot] authored Nov 25, 2023
1 parent 54ceda4 commit 11ce55d
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion third_party/yosys
Submodule yosys updated 51 files
+16 −1 CHANGELOG
+5 −5 Makefile
+40 −8 backends/cxxrtl/cxxrtl.h
+59 −32 backends/cxxrtl/cxxrtl_backend.cc
+43 −0 backends/cxxrtl/cxxrtl_capi.cc
+65 −0 backends/cxxrtl/cxxrtl_capi.h
+99 −55 backends/smt2/smtbmc.py
+389 −0 backends/smt2/smtbmc_incremental.py
+16 −7 backends/smt2/witness.py
+8 −2 backends/smt2/ywio.py
+14 −3 frontends/verific/verific.cc
+1 −0 kernel/constids.inc
+47 −16 kernel/driver.cc
+10 −0 kernel/fmt.cc
+1 −1 kernel/log.cc
+2 −2 kernel/log.h
+9 −0 kernel/mem.cc
+87 −43 kernel/utils.h
+1 −1 passes/cmds/glift.cc
+13 −14 passes/cmds/scc.cc
+48 −5 passes/memory/memory_libmap.cc
+11 −5 passes/opt/opt_expr.cc
+1 −1 passes/opt/share.cc
+3 −1 passes/pmgen/Makefile.inc
+1 −1 passes/pmgen/README.md
+17 −58 passes/pmgen/peepopt.cc
+121 −0 passes/pmgen/peepopt_shiftadd.pmg
+0 −92 passes/pmgen/peepopt_shiftmul.pmg
+160 −0 passes/pmgen/peepopt_shiftmul_left.pmg
+113 −0 passes/pmgen/peepopt_shiftmul_right.pmg
+6 −2 passes/sat/sim.cc
+1 −1 passes/techmap/flatten.cc
+1 −1 techlibs/achronix/synth_achronix.cc
+1 −0 techlibs/common/Makefile.inc
+117 −0 techlibs/common/cmp2softlogic.v
+8 −4 techlibs/ecp5/synth_ecp5.cc
+8 −4 techlibs/gowin/synth_gowin.cc
+8 −4 techlibs/ice40/synth_ice40.cc
+14 −1 techlibs/lattice/synth_lattice.cc
+5 −2 tests/arch/ecp5/add_sub.ys
+2 −1 tests/arch/ecp5/counter.ys
+2 −1 tests/arch/gowin/counter.ys
+1 −1 tests/arch/gowin/init.ys
+8 −1 tests/arch/gowin/mux.ys
+1 −1 tests/arch/ice40/add_sub.ys
+4 −4 tests/arch/ice40/mux.ys
+17 −4 tests/arch/quicklogic/dffs.ys
+22 −0 tests/memlib/generate.py
+39 −0 tests/simple/partsel.v
+2 −2 tests/verific/memory_semantics.ys
+78 −0 tests/verific/rom_case.ys

0 comments on commit 11ce55d

Please sign in to comment.