Skip to content

Issues: chipsalliance/yosys-f4pga-plugins

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

66 Open 55 Closed
66 Open 55 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

f4pga-plugins conflicts with Yosys (recent versions)
#552 opened Jun 13, 2024 by amirarjmand93
Not supported while loop inside "initial" block
#550 opened Jan 23, 2024 by iv2nl0b9v
Not supported while loop
#549 opened Jan 23, 2024 by iv2nl0b9v
Not supported SystemVerilog bit vector functions
#548 opened Jan 23, 2024 by iv2nl0b9v
1
Not supported blocking and non-blocking assignments to the same array
#547 opened Jan 23, 2024 by iv2nl0b9v
latest yosys: ast process_format_str() changed, plugin won't compile.
#542 opened Aug 31, 2023 by hzeller
4
Array Parameter Not Accepted
#539 opened Aug 20, 2023 by QuantamHD
6
design_introspection-plugin missing README.md file
#537 opened Aug 16, 2023 by mithro
install commands don't respect DESTDIR to install into a stage directory
#527 opened Jun 1, 2023 by yurivict
1
pmgen.py is downloaded without checking the cryptographic hash
#526 opened Jun 1, 2023 by yurivict
xdc-plugin: Setting DRIVE property breaks output
#501 opened Apr 28, 2023 by hannesha
3
Unhelpful error message if passing no parameter to read_systemverilog
#500 opened Apr 27, 2023 by hzeller
@kgugala
1
clockgating-plugin: not compiled; name mismatch
#498 opened Apr 27, 2023 by hzeller
@kgugala
1
synth_quicklogic name conflict
#496 opened Apr 26, 2023 by hzeller
2
@kgugala
3
Error with negative indices in unpacked array
#453 opened Feb 8, 2023 by StefanoBettelli
2
SystemVerilog plugin: empty wire name assertion
#440 opened Jan 13, 2023 by meiniKi
Split apart the GitHub Actions to be per plugin
#432 opened Jan 4, 2023 by mithro
1
1
Make sure that plugins are being compiled with the same compiler as Yosys
#431 opened Jan 4, 2023 by mithro
ql-qlf plugins: -no_adder flag affects cell parameters in output blif
#422 opened Dec 15, 2022 by coolbreeze413
Yosys verilog reader enhancement request
#412 opened Nov 30, 2022 by shakouri
11
Support $past function in formal mode
#410 opened Nov 29, 2022 by Darksecond
IO_LOC_PAIRS not set for OBUFT with T input connected to net
#403 opened Nov 21, 2022 by hannesha
1
Document how to run the plugins, and how to contribute.
#372 opened Jul 21, 2022 by kanndil
7
Documentation for systemverilog plugin
#368 opened Jul 17, 2022 by alaindargelas
Yosys-plugin: use-after-delete if unused module removed
#366 opened Jul 15, 2022 by hzeller
@rkapuscik
2
ProTip! Follow long discussions with comments:>50.