-
Notifications
You must be signed in to change notification settings - Fork 22
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
Showing
1 changed file
with
47 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,47 @@ | ||
# General Informantion | ||
name: VeeR | ||
status: graduated | ||
brief_summary: RTL designs for the VeeR (Very Efficient & Elegant RISC-V) cores (EH1, EH2, EL2). | ||
website_link: | ||
- https://github.com/chipsalliance/Cores-VeeR-EL2#readme | ||
- https://github.com/chipsalliance/Cores-VeeR-EH2#readme | ||
- https://github.com/chipsalliance/Cores-VeeR-EH1#readme | ||
social_media_links: N/A | ||
project_usage_and_scale: Google, AMD, Microsoft, NVIDIA and other project participants. | ||
why_join_chips: CHIPS Alliance will help generate more adoption and use cases for the VeeR cores from a broader community of interested parties. | ||
mission_statement_link: | ||
- https://github.com/chipsalliance/Cores-VeeR-EL2/blob/main/README.md | ||
- https://github.com/chipsalliance/Cores-VeeR-EH2/blob/main/README.md | ||
- https://github.com/chipsalliance/Cores-VeeR-EH1/blob/main/README.md | ||
svg_logo_link: N/A | ||
# The primary contact person for the project, will become TSC representative once admitted | ||
primary_contact: | ||
name: Tomasz Michalak | ||
email: [email protected] | ||
github_handle: tmichalak | ||
project_role: Co-Maintainer | ||
# Contributor & Technical Informantion | ||
repositories: | ||
- https://github.com/chipsalliance/Cores-VeeR-EL2 | ||
- https://github.com/chipsalliance/Cores-VeeR-EH2 | ||
- https://github.com/chipsalliance/Cores-VeeR-EH1 | ||
issue_tracker_link: | ||
- https://github.com/chipsalliance/Cores-VeeR-EL2/issues | ||
- https://github.com/chipsalliance/Cores-VeeR-EH2/issues | ||
- https://github.com/chipsalliance/Cores-VeeR-EH1/issues | ||
active_committers: | ||
- https://github.com/chipsalliance/Cores-VeeR-EL2/graphs/contributors | ||
- https://github.com/chipsalliance/Cores-VeeR-EH2/graphs/contributors | ||
- https://github.com/chipsalliance/Cores-VeeR-EH1/graphs/contributors | ||
release_methodology: No regular release policy has been adopted as of yet; a policy is going to be developed in collaboration within CHIPS. | ||
communication_channels: "CHIPS Alliance Slack channels, mailinig lists, GitHub Issues" | ||
# Legal | ||
license: Apache-2.0 | ||
financial_sponsorship: N/A | ||
accepted_lf_code_of_conduct: yes | ||
adopted_chips_alliance_ip_policy: yes | ||
chips_header_footer_text_on_website: N/A | ||
trademarks_and_domains_transferred_to_lf: yes | ||
security_vulnerabilities_reporting_process: The project will use [CHIPS Alliance's default security policy](https://github.com/chipsalliance/tsc#reporting-security-vulnerabilities) | ||
# (For specifications only) link to reference implementation of the specification, N/A for non-spec projects | ||
spec_public_reference_implementation: N/A |