Skip to content

Pull requests: chipsalliance/caliptra-rtl

New pull request New
8 Open 295 Closed
8 Open 295 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

DELETE THIS -- TEST PR -- User/anjpar/caliptra ss fuse ctrl
#607 opened Oct 23, 2024 by nileshbpat • Draft
1
Add coverage report
#587 opened Sep 10, 2024 by kiryk Loading…
2
Integration doc - use RTL signal names
#570 opened Aug 14, 2024 by steven-bellock Loading…
4
Integration docs: Add recommended TRNG self-test thresholds.
#569 opened Aug 13, 2024 by korran Loading…
Add test for JTAG during uC reset
#554 opened Jul 4, 2024 by robertszczepanski Loading…
Patch 1.0 RTL with Lint Fixes enhancement New feature or request
#518 opened May 17, 2024 by calebofearth Loading…
@calebofearth
9
libs: ahb_slv_sif: Latch hsize on address phase Future
#502 opened Apr 17, 2024 by wkkuna Loading…
3
Fix PC setup after waking from clock gating in Verilator Future
#380 opened Jan 16, 2024 by robertszczepanski Loading…
12
ProTip! Exclude everything labeled bug with -label:bug.