Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Develop #34

Merged
merged 4 commits into from
Nov 21, 2024
Merged

Develop #34

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
9faf7bd
adding prs extraction functionality
nbingham1 Nov 18, 2024
104616d
major rearch of technology file in support of PN ratio and extraction
nbingham1 Nov 21, 2024
e7849b1
adding extremely naive PN ratio sizing
nbingham1 Nov 21, 2024
e357efa
fixing version
nbingham1 Nov 21, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -39,7 +39,7 @@ LIBS = \
MAINTAINER_NAME = "$(shell git config user.name)"
MAINTAINER_EMAIL = "$(shell git config user.email)"

all: version lib
all: lib

version:
@git fetch --tags --no-recurse-submodules
Expand Down
2 changes: 1 addition & 1 deletion VERSION
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1 +1 @@
0.10.3
0.11.0
2 changes: 1 addition & 1 deletion bin/ckt
Open in desktop
Submodule ckt updated 6 files
+1 −0 .gitignore
+4 −4 src/build.cpp
+5 −0 src/cli.cpp
+3 −0 src/cli.h
+61 −2 src/unpack.cpp
+0 −1 src/version.h
2 changes: 1 addition & 1 deletion lib/interpret_phy
Open in desktop
Submodule interpret_phy updated 1 files
+4 −4 interpret_phy/export.cpp
2 changes: 1 addition & 1 deletion lib/interpret_prs
Open in desktop
Submodule interpret_prs updated 2 files
+52 −39 interpret_prs/export.cpp
+17 −17 interpret_prs/import.cpp
2 changes: 1 addition & 1 deletion lib/parse_prs
Open in desktop
Submodule parse_prs updated 2 files
+5 −5 parse_prs/guard.cpp
+1 −1 parse_prs/guard.h
2 changes: 1 addition & 1 deletion lib/phy
Open in desktop
Submodule phy updated 5 files
+439 −148 phy/Layout.cpp
+34 −19 phy/Layout.h
+168 −100 phy/Script.cpp
+111 −40 phy/Tech.cpp
+83 −25 phy/Tech.h
2 changes: 1 addition & 1 deletion lib/prs
Open in desktop
Submodule prs updated 4 files
+114 −1 prs/production_rule.cpp
+4 −0 prs/production_rule.h
+128 −17 prs/synthesize.cpp
+1 −0 prs/synthesize.h
2 changes: 1 addition & 1 deletion lib/sch
Open in desktop
Submodule sch updated 7 files
+96 −187 sch/Draw.cpp
+1 −1 sch/Draw.h
+4 −7 sch/Placer.cpp
+24 −23 sch/Router.cpp
+2 −2 sch/Router.h
+7 −10 sch/Subckt.cpp
+15 −58 sch/Tapeout.cpp
93 changes: 54 additions & 39 deletions tech/sky130/tech.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -358,48 +358,63 @@
bound(areaid_sc)

# Define Routing and Device Models
df = subst(diff, diff_label, diff_pin)
ns = subst(nsdm, no, no)
ps = subst(psdm, no, no)
hvp = subst(hvtp, no, no)
hvn = subst(hvntm, no, no) # TODO(edward.bingham) DRC rules
lvn = subst(lvtn, no, no) # TODO(edward.bingham) DRC rules
nvn = subst(nvtn, no, no) # TODO(edward.bingham) DRC rules
hvx = subst(hvi, no, no) # TODO(edward.bingham) DRC rules
nw = well(nwell, nwell_label, nwell_pin)
pw = well(no, pwell_label, pwell_pin)
nw = well(nwell, nwell_label, nwell_pin, resist=1700)
pw = well(no, pwell_label, pwell_pin, resist=3050)

p = route(poly, poly_label, poly_pin)
m0 = route(li1, li1_label, li1_pin)
m1 = route(met1, met1_label, met1_pin)
m2 = route(met2, met2_label, met2_pin)
m3 = route(met3, met3_label, met3_pin)
m4 = route(met4, met4_label, met4_pin)
m5 = route(met5, met5_label, met5_pin)
nd = subst(diff, diff_label, diff_pin, mask=[nsdm], excl=[hvtp, lvtn, hvi], well=pw, thick=.12, resist=120)
nd_lvt = subst(diff, diff_label, diff_pin, mask=[nsdm, lvtn], excl=[nvtn], well=pw, thick=.12, resist=120)
nd_nvt = subst(diff, diff_label, diff_pin, mask=[nsdm, nvtn], well=pw, thick=.12, resist=120)
nd_pin = subst(diff, diff_label, diff_pin, mask=[nsdm, hvtp, hvi], well=pw, thick=.12, resist=120)

nfet = nmos("svt", "sky130_fd_pr__nfet_01v8", [df, ns, pw], exclude=[hvp, lvn, hvx], bins=[(0,500)])
nfet_lvt = nmos("lvt", "sky130_fd_pr__nfet_01v8_lvt", [df, ns, lvn, pw], exclude=[nvn], bins=[(0,500)])
nfet_pin = nmos("npin", "sky130_fd_pr__nfet_g5v0d10v5", [df, ns, hvn, pw, hvx])
nfet_nvt = nmos("nvt", "sky130_fd_pr__nfet_05v0_nvt", [df, ns, nvn, lvn, pw])
pd = subst(diff, diff_label, diff_pin, mask=[psdm], excl=[hvtp, lvtn, hvi], well=nw, thick=.12, resist=197)
pd_hvt = subst(diff, diff_label, diff_pin, mask=[psdm, hvtp], well=nw, thick=.12, resist=197)
pd_lvt = subst(diff, diff_label, diff_pin, mask=[psdm, lvtn], well=nw, thick=.12, resist=197)
pd_pin = subst(diff, diff_label, diff_pin, mask=[psdm, hvi], well=nw, thick=.12, resist=197)

pfet = pmos("svt", "sky130_fd_pr__pfet_01v8", [df, ps, nw], exclude=[hvp, lvn, hvx], bins=[(0,500)])
pfet_hvt = pmos("hvt", "sky130_fd_pr__pfet_01v8_hvt", [df, ps, hvp, nw], bins=[(0,500)])
pfet_lvt = pmos("lvt", "sky130_fd_pr__pfet_01v8_lvt", [df, ps, lvn, nw], bins=[(0,500)])
pfet_pin = pmos("ppin", "sky130_fd_pr__pfet_g5v0d10v5", [df, ps, nw, hvx])
p = route(poly, poly_label, poly_pin, thick=.18, resist=48.2)
m0 = route(li1, li1_label, li1_pin, thick=.1, resist=12.8)
m1 = route(met1, met1_label, met1_pin, thick=.36, resist=0.125)
m2 = route(met2, met2_label, met2_pin, thick=.36, resist=0.125)
m3 = route(met3, met3_label, met3_pin, thick=.845, resist=0.047)
m4 = route(met4, met4_label, met4_pin, thick=.845, resist=0.047)
m5 = route(met5, met5_label, met5_pin, thick=1.26, resist=0.029)

via(nfet, m0, licon1)
via(nfet_lvt, m0, licon1)
via(nfet_pin, m0, licon1)
via(nfet_nvt, m0, licon1)
via(pfet, m0, licon1)
via(pfet_hvt, m0, licon1)
via(pfet_lvt, m0, licon1)
via(pfet_pin, m0, licon1)
via(p, m0, licon1)
via(m0, m1, mcon)
via(m1, m2, via1)
via(m2, m3, via2)
via(m3, m4, via3)
via(m4, m5, via4)
via(nd, m0, licon1, thick=.9361, resist=185)
via(nd_lvt, m0, licon1, thick=.9361, resist=185)
via(nd_pin, m0, licon1, thick=.9361, resist=185)
via(nd_nvt, m0, licon1, thick=.9361, resist=185)
via(pd, m0, licon1, thick=.9361, resist=585)
via(pd_hvt, m0, licon1, thick=.9361, resist=585)
via(pd_lvt, m0, licon1, thick=.9361, resist=585)
via(pd_pin, m0, licon1, thick=.9361, resist=585)
via(p, m0, licon1, thick=.4299, resist=150)
via(m0, m1, mcon, thick=.365, resist=152)
via(m1, m2, via1, thick=.27, resist=4.5)
via(m2, m3, via2, thick=.42, resist=3.41)
via(m3, m4, via3, thick=.39, resist=3.41)
via(m4, m5, via4, thick=.505, resist=.380)

dielec(nd, p, thick=.3262, permit=34.6193)
dielec(nd_lvt, p, thick=.3262, permit=34.6193)
dielec(nd_nvt, p, thick=.3262, permit=34.6193)
dielec(nd_pin, p, thick=.3262, permit=34.6193)
dielec(pd, p, thick=.3262, permit=34.6193)
dielec(pd_hvt, p, thick=.3262, permit=34.6193)
dielec(pd_lvt, p, thick=.3262, permit=34.6193)
dielec(pd_pin, p, thick=.3262, permit=34.6193)
dielec(p, m0, thick=0.4299, permit=40.48127556)
dielec(m0, m1, thick=0.365, permit=41.681905)
dielec(m1, m2, thick=0.27, permit=36.14247)
dielec(m2, m3, thick=0.42, permit=36.198162)
dielec(m3, m4, thick=0.39, permit=32.773494)
dielec(m4, m5, thick=0.505, permit=34.504226)

nmos("svt", "sky130_fd_pr__nfet_01v8", nd, bins=[(0,500)])
nmos("lvt", "sky130_fd_pr__nfet_01v8_lvt", nd_lvt, bins=[(0,500)])
nmos("nvt", "sky130_fd_pr__nfet_05v0_nvt", nd_nvt)
nmos("npin", "sky130_fd_pr__nfet_g5v0d10v5", nd_pin)

pmos("svt", "sky130_fd_pr__pfet_01v8", pd, bins=[(0,500)])
pmos("hvt", "sky130_fd_pr__pfet_01v8_hvt", pd_hvt, bins=[(0,500)])
pmos("lvt", "sky130_fd_pr__pfet_01v8_lvt", pd_lvt, bins=[(0,500)])
pmos("ppin", "sky130_fd_pr__pfet_g5v0d10v5", pd_pin)
Loading