Updating pearls to sv

bespoke-silicon-group · Jul 2, 2024 · f8307fa · f8307fa
1 parent 5c6ac7b
commit f8307fa
Show file tree

Hide file tree

Showing 8 changed files with 19 additions and 101 deletions.
diff --git a/bsg_clk_gen_pearl/bsg_clk_gen_pearl_v3.v → bsg_clk_gen_pearl/bsg_clk_gen_pearl.sv b/bsg_clk_gen_pearl/bsg_clk_gen_pearl_v3.v → bsg_clk_gen_pearl/bsg_clk_gen_pearl.sv
@@ -1,8 +1,8 @@
 
-`include "bsg_defines.v"
-`include "bsg_clk_gen.vh"
+`include "bsg_defines.sv"
+`include "bsg_clk_gen.svh"
 
-module bsg_clk_gen_pearl_v3
+module bsg_clk_gen_pearl
  import bsg_tag_pkg::*;
  import bsg_clk_gen_pearl_pkg::*;
  #(parameter `BSG_INV_PARAM(ds_width_p)

diff --git a/bsg_clk_gen_pearl/bsg_clk_gen_pearl.v b/bsg_clk_gen_pearl/bsg_clk_gen_pearl.v
diff --git a/..._gen_pearl/bsg_clk_gen_pearl_lfsr_div30.v → ...gen_pearl/bsg_clk_gen_pearl_lfsr_div30.sv b/..._gen_pearl/bsg_clk_gen_pearl_lfsr_div30.v → ...gen_pearl/bsg_clk_gen_pearl_lfsr_div30.sv
diff --git a/...clk_gen_pearl/bsg_clk_gen_pearl_monitor.v → ...lk_gen_pearl/bsg_clk_gen_pearl_monitor.sv b/...clk_gen_pearl/bsg_clk_gen_pearl_monitor.v → ...lk_gen_pearl/bsg_clk_gen_pearl_monitor.sv
@@ -1,5 +1,5 @@
 
-`include "bsg_tag.vh"
+`include "bsg_tag.svh"
 
 module bsg_clk_gen_pearl_monitor
  import bsg_tag_pkg::*;

diff --git a/...pearl/bsg_clk_gen_pearl_monitor_clk_buf.v → ...earl/bsg_clk_gen_pearl_monitor_clk_buf.sv b/...pearl/bsg_clk_gen_pearl_monitor_clk_buf.v → ...earl/bsg_clk_gen_pearl_monitor_clk_buf.sv
diff --git a/bsg_clk_gen_pearl/bsg_clk_gen_pearl_pkg.v → bsg_clk_gen_pearl/bsg_clk_gen_pearl_pkg.sv b/bsg_clk_gen_pearl/bsg_clk_gen_pearl_pkg.v → bsg_clk_gen_pearl/bsg_clk_gen_pearl_pkg.sv
diff --git a/bsg_dmc_pearl/bsg_dmc_pearl.v → bsg_dmc_pearl/bsg_dmc_pearl.sv b/bsg_dmc_pearl/bsg_dmc_pearl.v → bsg_dmc_pearl/bsg_dmc_pearl.sv
@@ -1,6 +1,6 @@
 
-`include "bsg_tag.vh"
-`include "bsg_dmc.vh"
+`include "bsg_tag.svh"
+`include "bsg_dmc.svh"
 
 module bsg_dmc_pearl
  import bsg_tag_pkg::*;
@@ -53,14 +53,14 @@ module bsg_dmc_pearl
     , output logic                           calib_clk_monitor_o
     , output logic                           calib_dqs_monitor_o
     , output logic                           calib_dqs_dly_monitor_o
-    , output logic                           init_calib_complete_o
-    , output logic                           stall_transactions_o
-    , output logic                           transaction_in_progress_o
-    , output logic                           refresh_in_progress_o
-    , output logic                           test_mode_o
+    , output logic                           dfi_init_calib_complete_o
+    , output logic                           dfi_stall_transactions_o
+    , output logic                           ui_transaction_in_progress_o
+    , output logic                           dfi_refresh_in_progress_o
+    , output logic                           dfi_test_mode_o
 
     // Trace-replay interface
-    , output logic                           trace_ready_o
+    , output logic                           trace_ready_and_o
     , input [trace_data_width_lp-1:0]        trace_data_i
     , input                                  trace_v_i
 
@@ -140,7 +140,7 @@ module bsg_dmc_pearl
 
      ,.data_i(trace_data_i)
      ,.v_i(trace_v_i)
-     ,.ready_o(trace_ready_o)
+     ,.ready_and_o(trace_ready_and_o)
 
      ,.data_o(trace_data_o)
      ,.v_o(trace_v_o)
@@ -211,11 +211,11 @@ module bsg_dmc_pearl
      ,.app_sr_req_i('0)
      ,.app_sr_active_o()
 
-     ,.init_calib_complete_o (init_calib_complete_o)
-     ,.stall_transactions_o(stall_transactions_o)
-     ,.transaction_in_progress_o(transaction_in_progress_o)
-     ,.refresh_in_progress_o(refresh_in_progress_o)
-     ,.test_mode_o(test_mode_o)
+     ,.dfi_init_calib_complete_o(dfi_init_calib_complete_o)
+     ,.ui_transaction_in_progress_o(ui_transaction_in_progress_o)
+     ,.dfi_stall_transactions_o(dfi_stall_transactions_o)
+     ,.dfi_refresh_in_progress_o(dfi_refresh_in_progress_o)
+     ,.dfi_test_mode_o(dfi_test_mode_o)
 
      ,.ddr_ck_p_o(ddr_ck_p_o)
      ,.ddr_ck_n_o(ddr_ck_n_o)
@@ -277,7 +277,7 @@ module bsg_dmc_pearl
       app_rd_data_o       = '0;
       app_rd_data_end_o   = '0;
 
-      if (test_mode_o)
+      if (dfi_test_mode_o)
         begin
           app_addr                = trace_app_addr;
           app_cmd                 = trace_app_cmd;

diff --git a/bsg_dmc_pearl/bsg_dmc_pearl_pkg.v → bsg_dmc_pearl/bsg_dmc_pearl_pkg.sv b/bsg_dmc_pearl/bsg_dmc_pearl_pkg.v → bsg_dmc_pearl/bsg_dmc_pearl_pkg.sv