Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

arm64: dts: DTS for Luckfox Core3566 #254

Merged
merged 4 commits into from
Oct 8, 2024
Merged
Show file tree
Hide file tree
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions arch/arm64/boot/dts/rockchip/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -406,5 +406,8 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-roc-pc.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-tablet-rk806-single-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-tablet-v10.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3588s-tablet-v11.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-luckfox-core3566.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += core3566-mipi-dsi0-lp4x-v1-linux.dtb
dtb-$(CONFIG_ARCH_ROCKCHIP) += core3566-mipi-dsi1-lp4x-v1-linux.dtb

subdir-y := $(dts-dirs) overlay
190 changes: 190 additions & 0 deletions arch/arm64/boot/dts/rockchip/core3566-base.dtsi
Original file line number Diff line number Diff line change
@@ -0,0 +1,190 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2023 luckfox technology Limited.
*/
#include "core3566-luckfox-rk3566.dtsi"

/ {
model = "luckfox core3566";
compatible = "luckfox,core3566", "rockchip,rk3566";

leds: leds {
compatible = "gpio-leds";
work_led: work{
gpios = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
linux,default-trigger = "timer";
default-state = "on";
};
};
mcp251x_clk:mcp251x-clk{
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <16000000>;
};

sc16is752_clk:sc16is752-clk{
compatible = "fixed-clock";
#clock-cells = <0>;
clock-output-names = "sc16is752_clk";
clock-frequency = <14745600>;
// 16000000
};


};

&i2s0_8ch {
status = "okay";
};

&display_subsystem {
status = "okay";
};

&sdmmc0 {
max-frequency = <150000000>;
bus-width = <4>;
cap-mmc-highspeed;
cap-sd-highspeed;
supports-sd;
card-detect-delay = <800>;
ignore-pm-notify;
disable-wp;
sd-uhs-sdr50;
sd-uhs-sdr25;
vmmc-supply = <&vcc3v3_sd>;
vqmmc-supply = <&vccio_sd>;
pinctrl-names = "default";
pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
status = "okay";
};

&usbhost_dwc3 {
status = "okay";
};

&usbhost30 {
status = "okay";
};

&combphy1_usq {
status = "okay";
};

&combphy2_psq {
status = "okay";
};

&u2phy0_host {
status = "disabled";
};

&u2phy1_otg {
status = "disabled";
};

&u2phy1_host {
status = "disabled";
};

&usb_host0_ehci {
status = "disabled";
};

&usb_host0_ohci {
status = "disabled";
};

&usb_host1_ehci {
status = "disabled";
};

&usb_host1_ohci {
status = "disabled";
};

&pinctrl {

};

&gmac1 {
phy-mode = "rgmii";
clock_in_out = "output";

snps,reset-gpio = <&gpio0 RK_PC6 GPIO_ACTIVE_LOW>;
snps,reset-active-low;
/* Reset time is 20ms, 100ms for rtl8211f */
snps,reset-delays-us = <0 20000 100000>;

assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
assigned-clock-rates = <0>, <125000000>;

pinctrl-names = "default";
pinctrl-0 = <&gmac1m1_miim
&gmac1m1_tx_bus2
&gmac1m1_rx_bus2
&gmac1m1_rgmii_clk
&gmac1m1_rgmii_bus>;

tx_delay = <0x40>;
rx_delay = <0x24>;

phy-handle = <&rgmii_phy0>;
status = "okay";
};

&mdio1 {
rgmii_phy0: phy@0 {
compatible = "ethernet-phy-ieee802.3-c22";
reg = <0x0>;
};
};

&sdmmc1 {
max-frequency = <150000000>;
supports-sdio;
bus-width = <4>;
disable-wp;
cap-sd-highspeed;
cap-sdio-irq;
keep-power-in-suspend;
mmc-pwrseq = <&sdio_pwrseq>;
non-removable;
pinctrl-names = "default";
pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_cmd &sdmmc1_clk>;
sd-uhs-sdr104;
status = "okay";
};

&sdio_pwrseq {
reset-gpios = <&gpio2 RK_PB1 GPIO_ACTIVE_LOW>;
};

&wireless_wlan {
pinctrl-names = "default";
pinctrl-0 = <&wifi_host_wake_irq>;
WIFI,host_wake_irq = <&gpio2 RK_PB2 GPIO_ACTIVE_HIGH>;
};

&wireless_bluetooth {
compatible = "bluetooth-platdata";
clocks = <&rk809 1>;
clock-names = "ext_clock";
//wifi-bt-power-toggle;
uart_rts_gpios = <&gpio2 RK_PB5 GPIO_ACTIVE_LOW>;
pinctrl-names = "default", "rts_gpio";
pinctrl-0 = <&uart1m0_rtsn>;
pinctrl-1 = <&uart1_gpios>;
BT,reset_gpio = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
BT,wake_gpio = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
BT,wake_host_irq = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
status = "okay";
};

//PCIe
&pcie2x1 {
reset-gpios = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;
vpcie3v3-supply = <&vcc3v3_sys>;
status = "okay";
};
42 changes: 42 additions & 0 deletions arch/arm64/boot/dts/rockchip/core3566-hdmi-screen.dtsi
Original file line number Diff line number Diff line change
@@ -0,0 +1,42 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
* Copyright (c) 2023 luckfox technology Limited.
*/

/ {
hdmi_sound: hdmi-sound {
compatible = "simple-audio-card";
simple-audio-card,format = "i2s";
simple-audio-card,mclk-fs = <128>;
simple-audio-card,name = "rockchip,hdmi";

simple-audio-card,cpu {
sound-dai = <&i2s0_8ch>;
};
simple-audio-card,codec {
sound-dai = <&hdmi>;
};
};
};

&hdmi {
status = "okay";
luckfox,hot-plug-detect-invert;
};

&hdmi_in_vp0 {
status = "okay";
};

&hdmi_in_vp1 {
status = "disabled";
};

&hdmi_sound {
status = "okay";
};

&route_hdmi {
status = "okay";
connect = <&vp0_out_hdmi>;
};
Loading
Loading