Fix typo

aristanetworks · Sep 26, 2024 · 67ca7b3 · 67ca7b3
1 parent ef214d9
commit 67ca7b3
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 4 deletions.
diff --git a/workshops/validation/anta_validate.md b/workshops/validation/anta_validate.md
@@ -26,9 +26,9 @@ ANTA can be run against any Arista architecture (L2LS, L3LS, etc). For this lab
 
     ---
 
-    If you **have not completed** the CI/AVD labs, no worries! This lab contains all the steps nexcessary to test a working fabric using ANTA and AVD. Continue on and prepare your environment! :rocket:
+    If you **have not completed** the CI/AVD labs, no worries! This lab contains all the steps necessary to test a working fabric using ANTA and AVD. Continue on and prepare your environment! :rocket:
 
-    [:octicons-arrow-right-24: Prepare Your Lab!](#step-1-prepare-lab-environment)
+    [:octicons-arrow-right-24: Prepare Your Lab!](#step-1---prepare-lab-environment)
 
 </div>
 

diff --git a/workshops/validation/overview.md b/workshops/validation/overview.md
@@ -255,8 +255,8 @@ l3leaf: #(1)!
 ```
 
 1. Everything we're configuring below is in context to our leaf switch
-2. Any of these leaf switches defined should uplink to `s1-spine1` and `s1-spine2`
-3. The leaf should use `Ethernet2` and `Ethernet3` to uplink to these spines
+2. Any of these leaf switches defined should up link to `s1-spine1` and `s1-spine2`
+3. The leaf should use `Ethernet2` and `Ethernet3` to up link to these spines
 4. Defining our leaf `s1-leaf1`
 5. Defining the destination port that should be used, in this case `Ethernet2` on `s1-spine1` and `s1-spine2`