Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Util axis fifo asym #1287

Open
wants to merge 9 commits into
base: main
Choose a base branch
from
Open

Util axis fifo asym #1287

wants to merge 9 commits into from

Commits on Sep 10, 2024

  1. ad_mem: Added initialization with 0 at startup for simulations

    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    95af252 View commit details
    Browse the repository at this point in the history
  2. util_axis_fifo_asym: Bugfix and update

    - Fixed a bug where datapaths with different widths caused data corruption
    - Added an option to manually restrict certain parameter values based on the datapath widths
    
    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    7ae44d4 View commit details
    Browse the repository at this point in the history
  3. util_axis_fifo_asym: Update

    - Added additional perspective option for the address
    - Updated the IPs that are affected
    
    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    f25103b View commit details
    Browse the repository at this point in the history
  4. util_axis_fifo_asym: Updated copyright year

    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    cccfb6f View commit details
    Browse the repository at this point in the history
  5. util_axis_fifo_asym: Fixes

    - Rounded up the almost empty and full threshold values
    - Fixed the tlast signal on the master side
    
    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    6e984f2 View commit details
    Browse the repository at this point in the history
  6. util_axis_fifo: Fixed tkeep bit width

    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    994e9be View commit details
    Browse the repository at this point in the history
  7. util_axis_fifo_asym: Fixed a couple of specific cases

    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 10, 2024
    Configuration menu
    Copy the full SHA
    70da4bd View commit details
    Browse the repository at this point in the history

Commits on Sep 26, 2024

  1. util_axis_fifo_asym: Master interface functional change

    Condition: master data width < slave data width, keep and last are enabled:
    If there are atomic FIFOs that have all keep bits set to 0, their data is not sent and tlast is generated on the last atomic FIFO transfer that had valid keep bits
    Atomic transfers that have all keep bits set to 0 are activated, but the valid and the appropriate tlast signal is retained
    
    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Sep 26, 2024
    Configuration menu
    Copy the full SHA
    9ac8005 View commit details
    Browse the repository at this point in the history

Commits on Oct 8, 2024

  1. util_axis_fifo_asym: Guideline check fix

    Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
    IstvanZsSzekely committed Oct 8, 2024
    Configuration menu
    Copy the full SHA
    a8e3c31 View commit details
    Browse the repository at this point in the history