docs/ad719x: PR changes

analogdevicesinc · Nov 12, 2024 · 38f9179 · 38f9179
1 parent ba8ca0c
commit 38f9179
Show file tree

Hide file tree

Showing 7 changed files with 13 additions and 13 deletions.
diff --git a/docs/projects/ad719x_asdz/index.rst b/docs/projects/ad719x_asdz/index.rst
@@ -15,11 +15,11 @@ complete rate of output data ranges.
 Supported boards
 -------------------------------------------------------------------------------
 
-- :adi:`EVAL-AD7190 <EVAL-AD7190>`
-- :adi:`EVAL-AD7195 <EVAL-AD7192>`
-- :adi:`EVAL-AD7193 <EVAL-AD7193>`
-- :adi:`EVAL-AD7195 <EVAL-AD7194>`
-- :adi:`EVAL-AD7195 <EVAL-AD7195>`
+- :adi:`EVAL-AD7190`
+- :adi:`EVAL-AD7192`
+- :adi:`EVAL-AD7193`
+- :adi:`EVAL-AD7194`
+- :adi:`EVAL-AD7195`
 
 Supported devices
 -------------------------------------------------------------------------------

diff --git a/projects/ad719x_asdz/README.md b/projects/ad719x_asdz/README.md
@@ -1,6 +1,6 @@
 # EVAL-AD719X-ASDZ HDL Project
 
-This project supports EVAL-AD7190,EVAL-AD7192, EVAL-AD7193, EVAL-AD7194 and EVAL-AD7195.
+This project supports EVAL-AD7190, EVAL-AD7192, EVAL-AD7193, EVAL-AD7194 and EVAL-AD7195.
 
 Here are some pointers to help you:
   * [EVAL-AD7190 Board Product Page](https://www.analog.com/eval-ad7190)

diff --git a/projects/ad719x_asdz/de10nano/Makefile b/projects/ad719x_asdz/de10nano/Makefile
@@ -1,5 +1,5 @@
 ####################################################################################
-## Copyright (c) 2018 - 2023 Analog Devices, Inc.
+## Copyright (c) 2018 - 2024 Analog Devices, Inc.
 ### SPDX short identifier: BSD-1-Clause
 ## Auto-generated, do not modify!
 ####################################################################################

diff --git a/projects/ad719x_asdz/de10nano/system_constr.sdc b/projects/ad719x_asdz/de10nano/system_constr.sdc
@@ -1,5 +1,5 @@
 ###############################################################################
-## Copyright (C) 2020-2023 Analog Devices, Inc. All rights reserved.
+## Copyright (C) 2020-2024 Analog Devices, Inc. All rights reserved.
 ### SPDX short identifier: ADIBSD
 ###############################################################################
 

diff --git a/projects/ad719x_asdz/de10nano/system_project.tcl b/projects/ad719x_asdz/de10nano/system_project.tcl
@@ -1,5 +1,5 @@
 ###############################################################################
-## Copyright (C) 2020-2023 Analog Devices, Inc. All rights reserved.
+## Copyright (C) 2020-2024 Analog Devices, Inc. All rights reserved.
 ### SPDX short identifier: ADIBSD
 ###############################################################################
 
@@ -13,9 +13,9 @@ adi_project ad719x_asdz_de10nano
 source $ad_hdl_dir/projects/common/de10nano/de10nano_system_assign.tcl
 
 #
-## down-rade Critical Warning reated to a asynchronous RAM in DMAC
+## downgrade Critical Warning related to an asynchronous RAM in DMAC
 #
-## "mixed_port_feed_through_mode" parameter of RAM can not have value "old"
+## "mixed_port_feed_through_mode" parameter of RAM cannot have value "old"
 set_global_assignment -name MESSAGE_DISABLE 15003
 
 # files

diff --git a/projects/ad719x_asdz/de10nano/system_qsys.tcl b/projects/ad719x_asdz/de10nano/system_qsys.tcl
@@ -1,5 +1,5 @@
 ###############################################################################
-## Copyright (C) 2020-2023 Analog Devices, Inc. All rights reserved.
+## Copyright (C) 2020-2024 Analog Devices, Inc. All rights reserved.
 ### SPDX short identifier: ADIBSD
 ###############################################################################
 

diff --git a/projects/ad719x_asdz/de10nano/system_top.v b/projects/ad719x_asdz/de10nano/system_top.v
@@ -1,6 +1,6 @@
 // ***************************************************************************
 // ***************************************************************************
-// Copyright (C) 2020-2023 Analog Devices, Inc. All rights reserved.
+// Copyright (C) 2020-2024 Analog Devices, Inc. All rights reserved.
 //
 // In this HDL repository, there are many different and unique modules, consisting
 // of various HDL (Verilog or VHDL) components. The individual modules are