Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISC-V JALR: Handle cases where rd==rs1, and rd!=zero #6064

Open
wants to merge 1 commit into
base: dev
Choose a base branch
from

Conversation

jeanmicheldeva
Copy link
Contributor

Solves #6003

@CLAassistant
Copy link

CLAassistant commented Oct 30, 2024

CLA assistant check
All committers have signed the CLA.

@galenbwill galenbwill self-assigned this Oct 30, 2024
@galenbwill galenbwill added Lifting issues related to LLIL lifting Arch: RISC-V Issues with the RISC-V architecture plugin Type: Bug Issue is a non-crashing bug with repro steps Component: Architecture Issue needs changes to an architecture plugin labels Oct 30, 2024
@galenbwill galenbwill modified the milestones: Frogstar, Gallifrey Oct 30, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Arch: RISC-V Issues with the RISC-V architecture plugin Component: Architecture Issue needs changes to an architecture plugin Lifting issues related to LLIL lifting Type: Bug Issue is a non-crashing bug with repro steps
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants