Skip to content

Commit

Permalink
move documentation to pages
Browse files Browse the repository at this point in the history
  • Loading branch information
TomNisbet committed Nov 10, 2023
1 parent 9271fdf commit ee468d1
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion docs/_docs/400-debugging.md
Original file line number Diff line number Diff line change
Expand Up @@ -55,7 +55,7 @@ A second analyzer triggered on the rising edge of the _RD_ signal will show the

A third analyzer triggered on the rising edge of the _WR_ signal will show the value on the data bus during a write operation.

{% include important.html content="On computers without sufficient processing power, the Logic may have difficulty capturing data when multiple analyzers are configured. If this happens, remove the analyzers, capture the data, and then add the analyzers back in to view the data. Presets can be used to save the different configurations." %}
**NOTE:** On computers without sufficient processing power, the Logic may have difficulty capturing data when multiple analyzers are configured. If this happens, remove the analyzers, capture the data, and then add the analyzers back in to view the data. Presets can be used to save the different configurations.


The screenshot below shows the output of three Simple Parallel Analyzers. All are monitoring the _AD0..AD7_ lines and clocking on the _ALE_, _RD_, and _WR_ lines.
Expand Down
Binary file added docs/images/hp-analyzer-500.jpg
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.

0 comments on commit ee468d1

Please sign in to comment.