Skip to content

RISCV-MYTH-WORKSHOP/RISC-V-Core-Architecture

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

26 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

RISC-V_MYTH_Workshop

"Microprocessor for You in Thirty Hours" Workshop, offered by for VLSI System Design (VSD) and Redwood EDA.

By Dishika Chopra.

Overview of the Days:

Day 1 - Introduction to RISC-V ISA and RISCV-GNU-TOOLCHAIN and SPIKE simulator.

Day 2 - Application Binary Interface(ABI) and Verification flow

Day 3 - Designed Digital Logic of RISC-V Core with TL-Verilog and Makerchip

Day 4 - Basic RISC-V CPU Microarchitecture

Day 5 - Pipelined RISC-V CPU Microarchitecture

About

Risc-V-MYTH-Workshop

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Contributors 3

  •  
  •  
  •