I am a digital hardware design engineer. I write RTL code using hardware description language such as Verilog, SystemVerilog, and Chisel.
Popular repositories Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.