Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

An RTL change #2

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

An RTL change #2

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 0 additions & 3 deletions hw/ip/otbn/rtl/otbn.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -188,9 +188,6 @@ module otbn
.NumCopies(1)
) u_lc_rma_req_sync (
.clk_i,
.rst_ni,
.lc_en_i(lc_rma_req_i),
.lc_en_o({lc_rma_req})
);

// Internally, OTBN uses MUBI types.
Expand Down
7 changes: 0 additions & 7 deletions hw/ip/otbn/rtl/otbn_core.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -303,13 +303,6 @@ module otbn_core
.secure_wipe_ack_o (secure_wipe_ack),
.secure_wipe_running_o,
.done_o,

.sec_wipe_wdr_o (sec_wipe_wdr_d),
.sec_wipe_wdr_urnd_o (sec_wipe_wdr_urnd_d),
.sec_wipe_base_o (sec_wipe_base),
.sec_wipe_base_urnd_o(sec_wipe_base_urnd),
.sec_wipe_addr_o (sec_wipe_addr),

.sec_wipe_acc_urnd_o(sec_wipe_acc_urnd),
.sec_wipe_mod_urnd_o(sec_wipe_mod_urnd),
.sec_wipe_zero_o (sec_wipe_zero),
Expand Down
2 changes: 0 additions & 2 deletions hw/ip_templates/alert_handler/rtl/alert_handler.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -21,8 +21,6 @@ module alert_handler
input clk_edn_i,
input rst_edn_ni,
// Bus Interface (device)
input tlul_pkg::tl_h2d_t tl_i,
output tlul_pkg::tl_d2h_t tl_o,
// Interrupt Requests
output logic intr_classa_o,
output logic intr_classb_o,
Expand Down