-
Notifications
You must be signed in to change notification settings - Fork 26
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Merge pull request #26 from zapta/master
Tweaking ecp5 examples.
- Loading branch information
Showing
11 changed files
with
39 additions
and
3 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,4 +1,4 @@ | ||
[env] | ||
board = ColorLight-5A-75B-V8 | ||
top-module = top | ||
top-module = ledon | ||
|
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,36 @@ | ||
//------------------------------------------------------------------- | ||
//-- ledon_tb.v | ||
//-- Testbench | ||
//------------------------------------------------------------------- | ||
//-- Juan Gonzalez (Obijuan) | ||
//-- GPL license | ||
//------------------------------------------------------------------- | ||
`default_nettype none | ||
`define DUMPSTR(x) `"x.vcd`" | ||
`timescale 100 ns / 10 ns | ||
|
||
module ledon_tb(); | ||
|
||
//-- Simulation time: 1us (10 * 100ns) | ||
parameter DURATION = 10; | ||
|
||
//-- Leds port | ||
wire led; | ||
|
||
//-- Instantiate the unit to test | ||
ledon UUT ( | ||
.led(led) | ||
); | ||
|
||
|
||
initial begin | ||
|
||
//-- File were to store the simulation results | ||
$dumpfile(`DUMPSTR(`VCD_OUTPUT)); | ||
$dumpvars(0, ledon_tb); | ||
|
||
#(DURATION) $display("End of simulation"); | ||
$finish; | ||
end | ||
|
||
endmodule |
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.