synthesis problem in DC

[Sacoder0000]

(1)synthesis will stuck on the stage of "breaking loops"using Synopsys DC, even I add the timing constraints in the efpga_top.sdc. Could you tell me the stratgy of your synthesis?
(2)the Uomefpga.gds is different comparing the ".v"verilog code in Verilog fold.