Skip to content
View AngeloJacobo's full-sized avatar

Block or report AngeloJacobo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

First Open-Source Industry-Specific Model for Semiconductors

Python 276 31 Updated Dec 15, 2024

Unit Tested implementation of SPI protocol in verilog

C++ 5 1 Updated Nov 13, 2021

Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application

C 38 8 Updated Jun 16, 2024

LLM inference in C/C++

C++ 70,163 10,130 Updated Jan 4, 2025

Get up and running with Llama 3.3, Mistral, Gemma 2, and other large language models.

Go 105,698 8,449 Updated Jan 4, 2025

Interact with your documents using the power of GPT, 100% privately, no data leaks

Python 54,608 7,341 Updated Nov 13, 2024
Verilog 10 1 Updated May 31, 2024

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 7,281 553 Updated Aug 18, 2024

JavaScript syntax highlighter with language auto-detection and zero dependencies.

JavaScript 23,891 3,614 Updated Jan 2, 2025

Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.

Verilog 42 20 Updated Apr 29, 2015

Hamming ECC Encoder and Decoder to protect memories

SystemVerilog 29 23 Updated Oct 7, 2024

Nix flake for openXC7

Nix 28 6 Updated Nov 20, 2024

Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented…

Verilog 19 1 Updated Oct 16, 2024

LLM training in simple, raw C/CUDA

Cuda 24,926 2,832 Updated Oct 2, 2024
Jupyter Notebook 55 11 Updated Oct 21, 2023

A configurable RTL to bitstream FPGA toolchain

Python 257 7 Updated Dec 17, 2024

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

VHDL 175 21 Updated Nov 20, 2024
Jupyter Notebook 162 28 Updated Jul 24, 2023

C# WPF to automate HCI MemTest

2,270 213 Updated Jun 7, 2024

Virtual Development Board

C 58 5 Updated Nov 26, 2021

RISC-V Nox core

C 61 6 Updated Jul 26, 2024

Formal Verification of RVECC Error Correcting Code Hardware

SystemVerilog 2 Updated Aug 15, 2024

ChatGPT DAN, Jailbreaks prompt

6,618 605 Updated Aug 17, 2024

List of awesome open source hardware tools, generators, and reusable designs

Python 1,950 182 Updated Nov 21, 2024

10Gb Ethernet Switch

C 164 22 Updated Feb 22, 2024

Tiny, fast, non-dependent and fully loaded printf implementation for embedded systems. Extensive test suite passing.

C 2,602 482 Updated Apr 3, 2023

Robust Speech Recognition via Large-Scale Weak Supervision

Python 73,732 8,814 Updated Jan 4, 2025
Next
Showing results