v1.0 First Working Implementation
My first working implementation of RV32 Integer core.This is FSM based (no pipelining) and no CSR yet. A simple testbench (executes a hexfile for instruction) is used to verify the core.
My first working implementation of RV32 Integer core.This is FSM based (no pipelining) and no CSR yet. A simple testbench (executes a hexfile for instruction) is used to verify the core.