Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix sram0 address and update SRAM1_IRAM_START macro for ESP32 SoCs #82813

Merged
merged 2 commits into from
Dec 12, 2024

Conversation

wmrsouza
Copy link
Collaborator

Fixes sram0 start address and changes the SRAM1_IRAM_START macro definition for:

  • esp32c2
  • esp32c3

Changes the SRAM1_IRAM_START macro definition for:
- esp32c2
- esp32c3

Signed-off-by: Marcio Ribeiro <[email protected]>
@wmrsouza wmrsouza marked this pull request as ready for review December 10, 2024 18:07
@zephyrbot zephyrbot added area: RISCV RISCV Architecture (32-bit & 64-bit) platform: ESP32 Espressif ESP32 labels Dec 10, 2024
Changes the sram0 start address from 0x4037_0000 to 0x4037_C000 for:
- esp32c2
- esp32c3

Signed-off-by: Marcio Ribeiro <[email protected]>
Copy link
Member

@martinjaeger martinjaeger left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Just ran into this issue as well...

@sylvioalves sylvioalves requested a review from kartben December 12, 2024 12:18
@kartben kartben merged commit 674529e into zephyrproject-rtos:main Dec 12, 2024
24 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
area: RISCV RISCV Architecture (32-bit & 64-bit) platform: ESP32 Espressif ESP32
Projects
None yet
Development

Successfully merging this pull request may close these issues.

9 participants