We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
When using the JLCPCB_1-2Layer template with KiCad 6 the following settings seem to be incorrect:
Copper: Minimum clearance: 0 mm Copper to edge clearrance: 0 mm Silkscreen: Minimum item clearance: 0 mm
And in Net Classes µVia is larger than Via.
And as said before, there are 4 copper layers active.
The text was updated successfully, but these errors were encountered:
No branches or pull requests
When using the JLCPCB_1-2Layer template with KiCad 6 the following settings seem to be incorrect:
And in Net Classes µVia is larger than Via.
And as said before, there are 4 copper layers active.
The text was updated successfully, but these errors were encountered: