Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

JLC orientation drama #174

Open
rusefi opened this issue Jun 12, 2020 · 1 comment
Open

JLC orientation drama #174

rusefi opened this issue Jun 12, 2020 · 1 comment

Comments

@rusefi
Copy link
Collaborator

rusefi commented Jun 12, 2020

We need a solution for orientation drama. Each CPL file has it's own orientation differently and each order is the same or similar stress of Q and A from JLC

There must be a way for us to at least validate our own files without JLC poking into this?

attaching known good 0.4.7 orientation
rusEFI-Micro_R0 4 7-polarity

https://raw.githubusercontent.com/rusefi/rusefi_documentation/master/Hardware/microrusefi/Hardware_microRusEfi_0.5.0_pre_assembled_front.jpg is a known good image for reference

does JLC placement preview provide the information we need to self-validate?

rusefi pushed a commit that referenced this issue Jun 13, 2020
@jharvey
Copy link
Collaborator

jharvey commented Aug 8, 2020

This seems redundant with #186

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant