You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
I am configuring spike 1.1.0 using ../configure --prefix=$RISCV --enable-commitlog.
I need to re-align my memory region to start from 0x00000000 instead of 0x80000000 to start the execution of instructions on my risc-v core. I am using the flag -m0x00000000:0x0000FFFF,0x00002000:0x100,0xF00C0000:0x7FFF in my makefile to realign the memory region on the spike. But the spike throws the following error:
Warning: the memory at [0x0, 0xFFFE] has been realigned
to the 4 KiB page size: [0x0, 0xFFFF]
Warning: the memory at [0x2000, 0x20FF] has been realigned
to the 4 KiB page size: [0x2000, 0x2FFF]
Warning: the memory at [0xF00C0000, 0xF00C7FFE] has been realigned
to the 4 KiB page size: [0xF00C0000, 0xF00C7FFF]
terminate called after throwing an instance of 'trap_store_access_fault'
When I change the memory region from 0x00000000 to 0x80000000 using -m0x80000000:0x8000FFFF, 0x00002000:0x100, 0xF00C0000:0x7FFF, the spike behaves correctly, and spike log file is generated successfully but core log is not generated correctly because of the wrong memory region and vice-versa.
So, the question is, how can I the change the memory region addresses on spike with realigned memory region 0x00000000?
The text was updated successfully, but these errors were encountered:
I am configuring
spike 1.1.0
using../configure --prefix=$RISCV --enable-commitlog
.I need to re-align my memory region to start from
0x00000000
instead of0x80000000
to start the execution of instructions on my risc-v core. I am using the flag-m0x00000000:0x0000FFFF,0x00002000:0x100,0xF00C0000:0x7FFF
in my makefile to realign the memory region on the spike. But the spike throws the following error:When I change the memory region from
0x00000000
to0x80000000
using-m0x80000000:0x8000FFFF, 0x00002000:0x100, 0xF00C0000:0x7FFF
, the spike behaves correctly, and spike log file is generated successfully but core log is not generated correctly because of the wrong memory region and vice-versa.So, the question is, how can I the change the memory region addresses on spike with realigned memory region
0x00000000
?The text was updated successfully, but these errors were encountered: