Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Test riscv32 native release #666

Open
luyahan opened this issue Jun 15, 2022 · 2 comments
Open

Test riscv32 native release #666

luyahan opened this issue Jun 15, 2022 · 2 comments
Assignees
Labels
RV32G Porting to RV32G ISA

Comments

@luyahan
Copy link
Collaborator

luyahan commented Jun 15, 2022

log:
log.txt

@luyahan luyahan self-assigned this Jun 15, 2022
@luyahan luyahan added the RV32G Porting to RV32G ISA label Jun 15, 2022
@luyahan luyahan changed the title test native release Test riscv32 native release Jun 15, 2022
@qjivy
Copy link
Collaborator

qjivy commented Jun 15, 2022

Total:110

wasm related: 98

non-wasm cases: 12

  1. These 4 cases are same as the failure result in simulator test and all files issues (4)
Command: out/riscv32.native.release/cctest test-code-generator/FuzzAssembleMoveAndSwap --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/cctest test-code-generator/FuzzAssembleSwap --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/cctest test-macro-assembler-riscv32/CompareI --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/d8 --test test/mjsunit/mjsunit.js test/mjsunit/harmony/atomics.js --random-seed=1418596419 --nohard-abort --testing-d8-test-runner --harmony-sharedarraybuffer
  1. These 4 cases are passed in simulator test and failed on native test. need to be checked. (4)
Command: out/riscv32.native.release/cctest test-code-generator/Regress_1171759 --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/cctest test-macro-assembler-riscv32/macro_float_minmax_f32 --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/cctest test-macro-assembler-riscv32/macro_float_minmax_f64 --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/d8 --test test/mjsunit/mjsunit.js test/mjsunit/regress/regress-crbug-1209152.js --random-seed=1418596419 --nohard-abort --testing-d8-test-runner --multi-mapped-mock-allocator
  1. This case is only test in native mode but skipped in simulator test, need to be checked (1)
Command: out/riscv32.native.release/d8 --test test/mjsunit/mjsunit.js test/mjsunit/regress/regress-crbug-1041232.js --random-seed=1418596419 --nohard-abort --testing-d8-test-runner --multi-mapped-mock-allocator
  1. RVC: compressed variant (3) To be checked(with lowest priviledge)
Command: out/riscv32.native.release/cctest test-assembler-riscv32/RVC_CA --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/cctest test-assembler-riscv32/RVC_CI --random-seed=1418596419 --nohard-abort --testing-d8-test-runner
Command: out/riscv32.native.release/cctest test-assembler-riscv32/RVC_LOAD_STORE_COMPRESSED --random-seed=1418596419 --nohard-abort --testing-d8-test-runner

@luyahan
Copy link
Collaborator Author

luyahan commented Jun 17, 2022

log.txt
native debug
toolchain gcc

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
RV32G Porting to RV32G ISA
Projects
None yet
Development

No branches or pull requests

2 participants