Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[BUG] do-not-care in case #2622

Closed
1 task done
likeamahoney opened this issue Nov 20, 2024 · 2 comments
Closed
1 task done

[BUG] do-not-care in case #2622

likeamahoney opened this issue Nov 20, 2024 · 2 comments
Labels
Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system

Comments

@likeamahoney
Copy link
Contributor

Is there an existing CVA6 bug for this?

  • I have searched the existing bug issues

Bug Description

Hi! Here an example of do-not-care symbol usage inside a case operator.

But for handling do-not-care values in SystemVerilog LRM (as mentioned in 12.5.1 section) it is recommended to use a casez or casex operators. I suppose it is need to be changed on casex type according to LRM.

@likeamahoney likeamahoney added the Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system label Nov 20, 2024
@JeanRochCoulon
Copy link
Contributor

@ASintzoff

@likeamahoney
Copy link
Contributor Author

Sorry, I misunderstood the LRM 2017 and also reread the 2023 standard, which explains the case inside operator usage better. inside allows to use do-not-care ? values in case.

I will close the issue.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
Projects
None yet
Development

No branches or pull requests

2 participants