New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

doubts in verilog code #1

Open

mdzakirhussain opened this issue Dec 11, 2020 · 0 comments

mdzakirhussain commented Dec 11, 2020

is the following piece of code is correct which is from your's main code

for( i = 0; i <= wl/2-1; i = i + 1 )
for( j = 0; j <= vbl - 1; j = j + 1 )
pp[i][j] = 1'b0;

because vb1=0 in your code, then second for loop i doubt.
pp[i][j] you are assigning only one zero whereas the array size is 8-bits

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment