Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Ps whole regs #2

Open
wants to merge 4 commits into
base: development
Choose a base branch
from
Open

Conversation

PaoloS02
Copy link

No description provided.

This commit adds changes to the RISCV vector translation to call for
a specific node to perform a register offset based vector load
and by passing the relevant SEW information to the tcg function so
to perform correctly the load.
The aim for now is to reach correctness.
This should be applied next to stores.
Optimization will come later.
@PaoloS02 PaoloS02 changed the base branch from master to development November 26, 2024 14:02
…reg rvv loads/stores.

This commit removes the custom tcg gvec nodes used to attempt to emulate
the whole register loads and stores and uses instead the tcg_gen_qemu_[ld,st]_i128
and tcg_gen_[st,ld]_i128 functions to load from memory to vector register
and viceversa when emulating a whole register vector load or store.

Whole register loads and store will always load and store at least
16 bytes but we need to add checks on atomicity for the host and
possibly endianness when calculating the memory addresses.

If necessary these loads and store can be broken into i64, i32, i16, i8.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant