-
Notifications
You must be signed in to change notification settings - Fork 64
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
What do each of the 256 I/O registers do, bit by bit? #12
Comments
There is no AY-3 sound interface. Do you mean the YM2151? |
I thought there were AY-3's because of this: |
A YM2151/SAA1099 combo is currently the favored design, but nothing is final. As for the other I/O ports, the documentation clearly indicates that most are reserved for future expansion. As in, they are currently unassigned and do nothing. Is there a specific feature you're asking about? |
The old design had two 8-bit DACs for stereo PCM sound, that I assume were controlled via one of the 8-bit GPIO ports on each AY chip. Will these DACs be in the final design? |
By the same token, there seem to be very few details on the Real Time Clock. Perhaps a part number could be revealed? |
@PeterCamilleri To the best of my knowledge, no decision has been made on the RTC, and it seems to be an optional part. |
@mist64 That makes sense. A quick check reveals that parallel interface RTC chips are both old and expensive. Perhaps a better idea would be to add an I2C interface. This would allow the use of inexpensive I2C RTC chips as well as expansion to the army of I2C chips on the market. The I2C interface could be assisted with some jelly bean logic, or another VIA, or simply added to the VERA FPGA as a (small) peripheral macro device. |
The documentation doesn't show what all of the I/O registers do. I know some, like the AY-3 sound interface, but what about the others?
The text was updated successfully, but these errors were encountered: