Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

What do each of the 256 I/O registers do, bit by bit? #12

Open
StinkerB06 opened this issue Sep 24, 2019 · 7 comments
Open

What do each of the 256 I/O registers do, bit by bit? #12

StinkerB06 opened this issue Sep 24, 2019 · 7 comments

Comments

@StinkerB06
Copy link

The documentation doesn't show what all of the I/O registers do. I know some, like the AY-3 sound interface, but what about the others?

@indigodarkwolf
Copy link
Collaborator

There is no AY-3 sound interface. Do you mean the YM2151?

@StinkerB06
Copy link
Author

I thought there were AY-3's because of this:
https://murray2.com/threads/commander-x16-update-from-david-on-facebook.183/

@indigodarkwolf
Copy link
Collaborator

A YM2151/SAA1099 combo is currently the favored design, but nothing is final.

As for the other I/O ports, the documentation clearly indicates that most are reserved for future expansion. As in, they are currently unassigned and do nothing. Is there a specific feature you're asking about?

@StinkerB06
Copy link
Author

The old design had two 8-bit DACs for stereo PCM sound, that I assume were controlled via one of the 8-bit GPIO ports on each AY chip. Will these DACs be in the final design?

@PeterCamilleri
Copy link

By the same token, there seem to be very few details on the Real Time Clock. Perhaps a part number could be revealed?

@mist64
Copy link
Collaborator

mist64 commented Dec 22, 2019

@PeterCamilleri To the best of my knowledge, no decision has been made on the RTC, and it seems to be an optional part.

@PeterCamilleri
Copy link

@mist64 That makes sense. A quick check reveals that parallel interface RTC chips are both old and expensive. Perhaps a better idea would be to add an I2C interface. This would allow the use of inexpensive I2C RTC chips as well as expansion to the army of I2C chips on the market. The I2C interface could be assisted with some jelly bean logic, or another VIA, or simply added to the VERA FPGA as a (small) peripheral macro device.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

4 participants