We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Currently we convert cache_dma packet to wormhole packet by adding 2 flits on top of each cache data block --- one flit for DRAM address, another flit for wormhole header. https://github.com/bespoke-silicon-group/bsg_manycore/blob/master/v/bsg_cache_dma_to_wormhole.v
It is possible to translate the address and merge these two flits into one on the edge of the manycore pod to improve IO bandwidth.
The text was updated successfully, but these errors were encountered:
gaozihou
No branches or pull requests
Currently we convert cache_dma packet to wormhole packet by adding 2 flits on top of each cache data block --- one flit for DRAM address, another flit for wormhole header.
https://github.com/bespoke-silicon-group/bsg_manycore/blob/master/v/bsg_cache_dma_to_wormhole.v
It is possible to translate the address and merge these two flits into one on the edge of the manycore pod to improve IO bandwidth.
The text was updated successfully, but these errors were encountered: