forked from ucb-bar/chisel2-deprecated
-
Notifications
You must be signed in to change notification settings - Fork 0
/
ChangeLog
30 lines (29 loc) · 1.45 KB
/
ChangeLog
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
2013-08-05 Sebastien Mirolo <[email protected]>
Porting from Chisel 1.1 to Chisel 2.0
* Replace Reg(x) by Reg(next=x)
Semantic of Reg(x) changed from Reg(next=x) to Reg(){x.clone}.
That's important to note because code will compile correctly
and you might chase bugs for a while on this one. I recommend
to do a search/replace of Reg(x) pattern by Reg(next=x)
as a first step. Other changes will generate a compilation error.
* Replace Reg(resetVal=x) by Reg(init=x)
* Replace Reg(){x} by Reg(x)
* Replace Mem(n){x} by Mem(x, n)
* Replace Vec(n){x} by Vec.fill(n){x}
to follow Scala standard library conventions
* Replace new FIFOIO {x} by Decoupled(x)
* Replace new Arbiter(n) {x} by new Arbiter(x, n)
* Replace ShiftRegister(n, x) by ShiftRegister(x, n)
* Replace Enum(...){ type } by Enum(type, ...)
* Replace PIPEIO by Valid
* Replace new Queue(n){x} by new Queue(x, n)
* Replace Component by Module
* Replace UFix by UInt
* Replace Fix by SInt
* Edit ioQueue to QueueIO
* Edit ioArbiter to ArbiterIO
* Wrap module instantiation into a Module() call,
as in replace new C() by Module(new C())
* Update Scala compiler to 2.10
If you get Scala runtime version mismatch errors, call
ChiselMain directly instead of through the type reflection API.